Cargando…
Robust and Latch-Up-Immune LVTSCR Device with an Embedded PMOSFET for ESD Protection in a 28-nm CMOS Process
Low-voltage-triggered silicon-controlled rectifier (LVTSCR) is expected to provide an electrostatic discharge (ESD) protection for a low-voltage integrated circuit. However, it is normally vulnerable to the latch-up effect due to its extremely low holding voltage. In this paper, a novel LVTSCR embed...
Autores principales: | Chen, Ruibo, Liu, Hongxia, Song, Wenqiang, Du, Feibo, Zhang, Hao, Zhang, Jikai, Liu, Zhiwei |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer US
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7658273/ https://www.ncbi.nlm.nih.gov/pubmed/33175243 http://dx.doi.org/10.1186/s11671-020-03437-3 |
Ejemplares similares
-
Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
por: Wang, Zhuo, et al.
Publicado: (2019) -
pMOSFETs Featuring ALD W Filling Metal Using SiH(4) and B(2)H(6) Precursors in 22 nm Node CMOS Technology
por: Wang, Guilei, et al.
Publicado: (2017) -
High mobility Ge pMOSFETs with amorphous Si passivation: impact of surface orientation
por: Liu, Huan, et al.
Publicado: (2019) -
Strained Germanium Quantum Well PMOSFETs on SOI with Mobility Enhancement by External Uniaxial Stress
por: Liu, Yan, et al.
Publicado: (2017) -
High Mobility Ge pMOSFETs with ZrO(2) Dielectric: Impacts of Post Annealing
por: Liu, Huan, et al.
Publicado: (2019)