Cargando…
Analysis of a Lateral Grain Boundary for Reducing Performance Variations in Poly-Si 1T-DRAM
A capacitorless one-transistor dynamic random-access memory device that uses a poly-silicon body (poly-Si 1T-DRAM) has been suggested to overcome the scaling limit of conventional one-transistor one-capacitor dynamic random-access memory (1T-1C DRAM). A poly-Si 1T-DRAM cell operates as a memory by u...
Autores principales: | Yoo, Songyi, Sun, Wookyung, Shin, Hyungsoon |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7690446/ https://www.ncbi.nlm.nih.gov/pubmed/33105643 http://dx.doi.org/10.3390/mi11110952 |
Ejemplares similares
-
Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM
por: Kim, Hyeonjeong, et al.
Publicado: (2020) -
Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM
por: Ha, Yejin, et al.
Publicado: (2021) -
Simulation of Capacitorless DRAM Based on the Polycrystalline Silicon Nanotube Structure with Multiple Grain Boundaries
por: Park, Jin, et al.
Publicado: (2023) -
The Dram-Grain Plan of Writing Prescriptions
por: Merrick, C. H.
Publicado: (1888) -
3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary’s influence
por: Lee, Sang Ho, et al.
Publicado: (2022)