Cargando…
In-Built N(+) Pocket Electrically Doped Tunnel FET With Improved DC and Analog/RF Performance
In this paper, we present an in-built N(+) pocket electrically doped tunnel FET (ED-TFET) based on the polarity bias concept that enhances the DC and analog/RF performance. The proposed device begins with a MOSFET like structure (n-p-n) with a control gate (CG) and a polarity gate (PG). The PG is bi...
Autores principales: | Li, Jun, Liu, Ying, Wei, Su-fen, Shan, Chan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2020
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7692596/ https://www.ncbi.nlm.nih.gov/pubmed/33120922 http://dx.doi.org/10.3390/mi11110960 |
Ejemplares similares
-
Controlling Drain Side Tunneling Barrier Width in Electrically Doped PNPN Tunnel FET
por: Shan, Chan, et al.
Publicado: (2023) -
Analog and RF performance optimization for gate all around tunnel FET using broken-gap material
por: Kumar, Pankaj, et al.
Publicado: (2022) -
Design of GAA Nanosheet Ferroelectric Area Tunneling FET and Its Significance with DC/RF Characteristics Including Linearity Analyses
por: Thoti, Narasimhulu, et al.
Publicado: (2022) -
The understanding of the impact of efficiently optimized underlap length on analog/RF performance parameters of GNR-FETs
por: Ahmad, Md Akram, et al.
Publicado: (2023) -
Drain Current Model for Double Gate Tunnel-FETs with InAs/Si Heterojunction and Source-Pocket Architecture
por: Lu, Hongliang, et al.
Publicado: (2019)