Cargando…

A Viterbi decoder and its hardware Trojan models: an FPGA-based implementation study

Integrated circuits may be vulnerable to hardware Trojan attacks during its design or fabrication phases. This article is a case study of the design of a Viterbi decoder and the effect of hardware Trojans on a coded communication system employing the Viterbi decoder. Design of a Viterbi decoder and...

Descripción completa

Detalles Bibliográficos
Autores principales:	Kakkara, Varsha, Balasubramanian, Karthi, Yamuna, B., Mishra, Deepak, Lingasubramanian, Karthikeyan, Murugan, Senthil
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	PeerJ Inc. 2020
Materias:	Computer Architecture
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7924523/ https://www.ncbi.nlm.nih.gov/pubmed/33816902 http://dx.doi.org/10.7717/peerj-cs.250

Ejemplares similares

The hardware trojan war: attacks, myths, and defenses
por: Bhunia, Swarup, et al.
Publicado: (2017)

Trusted digital circuits: hardware trojan vulnerabilities, prevention and detection
por: Salmani, Hassan
Publicado: (2018)

Soft-core processor integration based on different instruction set architectures and field programmable gate array custom datapath implementation
por: Zagan, Ionel, et al.
Publicado: (2023)

Cache-Oblivious parallel SIMD Viterbi decoding for sequence search in HMMER
por: Ferreira, Miguel, et al.
Publicado: (2014)

Deep Ensemble of Weighted Viterbi Decoders for Tail-Biting Convolutional Codes
por: Raviv, Tomer, et al.
Publicado: (2021)

Beginning FPGA: programming metal : your brain on hardware
por: Pang, Aiken, et al.
Publicado: (2016)

An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates
por: Devi, T. Kalavathi, et al.
Publicado: (2015)

A survey of accepted authors in computer systems conferences
por: Frachtenberg, Eitan, et al.
Publicado: (2020)

A novel air quality monitoring and improvement system based on wireless sensor and actuator networks using LoRa communication
por: Truong, Truong Van, et al.
Publicado: (2021)

Improving scheduling performance in congested networks
por: Husen, Arif, et al.
Publicado: (2021)

A three-stage heuristic task scheduling for optimizing the service level agreement satisfaction in device-edge-cloud cooperative computing
por: Sang, Yongxuan, et al.
Publicado: (2022)

BMDD: a novel approach for IoT platform (broker-less and microservice architecture, decentralized identity, and dynamic transmission messages)
por: Nguyen, Lam Tran Thanh, et al.
Publicado: (2022)

Empirical evaluation of an architectural technical debt index in the context of the Apache and ONAP ecosystems
por: Verdecchia, Roberto, et al.
Publicado: (2022)

Integer particle swarm optimization based task scheduling for device-edge-cloud cooperative computing to improve SLA satisfaction
por: Wang, Bo, et al.
Publicado: (2022)

A product quality impacts of a mobile software product line: an empirical study
por: Pavlič, Luka, et al.
Publicado: (2021)

The external and data loose coupling for the integration of software units: a systematic mapping study
por: Ruiz Ceniceros, Juan Antonio, et al.
Publicado: (2021)

A multi-stage heuristic method for service caching and task offloading to improve the cooperation between edge and cloud computing
por: Chen, Xiaoqian, et al.
Publicado: (2022)

FPGA implementations of neural networks
por: Omondi, Amos R, et al.
Publicado: (2006)

Resource efficient LDPC decoders: from algorithms to hardware architectures
por: Chandrasetty, Vikram Arkalgud, et al.
Publicado: (2017)

Implementing EM and Viterbi algorithms for Hidden Markov Model in linear memory
por: Churbanov, Alexander, et al.
Publicado: (2008)

Efficient BinDCT hardware architecture exploration and implementation on FPGA
por: Ben Abdelali, Abdessalem, et al.
Publicado: (2016)

FPGA-based hardware accelerators
por: Skliarova, Iouliia, et al.
Publicado: (2019)

Integrated circuit authentication: hardware Trojans and counterfeit detection
por: Tehranipoor, Mohammad, et al.
Publicado: (2013)

Hardware Trojans in Chips: A Survey for Detection and Prevention
por: Dong, Chen, et al.
Publicado: (2020)

Digital Image Decoder for Efficient Hardware Implementation
por: Savić, Goran, et al.
Publicado: (2022)

Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
por: Hussain, Musharraf, et al.
Publicado: (2023)

Embedded systems: hardware, design, and implementation
por: Iniewski, Krzysztof
Publicado: (2013)

Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope
por: Chao, Chun-Tang, et al.
Publicado: (2014)

Viterbi Conference on Advancing Technology through Communications Sciences
Publicado: (2007)

System-level protection and hardware Trojan detection using weighted voting()
por: Amin, Hany A.M., et al.
Publicado: (2014)

Kenchiku pásu : naisó /
Publicado: (1987)

A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA Implementation
por: Sui, Xuefu, et al.
Publicado: (2023)

VitAL: Viterbi Algorithm for de novo Peptide Design
por: Unal, E. Besray, et al.
Publicado: (2010)

Analog hardware trojan design and detection in OFDM based wireless cryptographic ICs
por: Ali, Liakot, et al.
Publicado: (2021)

A Cost-Driven Method for Deep-Learning-Based Hardware Trojan Detection
por: Dong, Chen, et al.
Publicado: (2023)

Readout Logic and Its Hardware Implementation in the DIRAC Experiment
por: Karpukhin, V V, et al.
Publicado: (2003)

Thinking machines: machine learning and its hardware implementation
por: Takano, Shigeyuki
Publicado: (2021)

FPGA-Implemented Fractal Decoder with Forward Error Correction in Short-Reach Optical Interconnects
por: Matsenko, Svitlana, et al.
Publicado: (2022)

Security of block ciphers: from algorithm design to hardware implementation
por: Sakiyama, Kazuo, et al.
Publicado: (2015)

A hardware system for real-time decoding of in vivo calcium imaging data
por: Chen, Zhe, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_rjo00in8qmlri4739ol6skcih7