Cargando…
Low-Resistance Room-Temperature Interconnection Technique for Bonding Fine Pitch Bumps
In this work, we demonstrate on a new interconnection technology which can be used for bonding Flip-Chips with 5-µm-Bumps and fine pitches <5 µm. In this technology, the bumps on both joint partners are coated with metallic nanowires (in most cases copper, in rare cases gold), through an in situ...
Autores principales: | Roustaie, F., Quednau, S., Weißenborn, F., Birlem, O. |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Springer US
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7985230/ https://www.ncbi.nlm.nih.gov/pubmed/33776387 http://dx.doi.org/10.1007/s11665-021-05649-9 |
Ejemplares similares
-
A fine pitch bump bonding process compatible with the manufacture of the pixel-HPD's for the LHCb RICH detector
por: Campbell, M
Publicado: (2006) -
Fine-pitch wafer bumping and assembly for high density detector systems
por: Huffman, A, et al.
Publicado: (2004) -
Low-cost bump bonding activities at CERN
por: Vahanen, S, et al.
Publicado: (2010) -
Bump bonding for ATLAS
por: Gilchriese, M G D
Publicado: (1998) -
Study of Bump Bonding Technology
por: Cihangir, S, et al.
Publicado: (2003)