Cargando…
Stress Impact of the Annealing Procedure of Cu-Filled TSV Packaging on the Performance of Nano-Scaled MOSFETs Evaluated by an Analytical Solution and FEA-Based Submodeling Technique
Stress-induced performance change in electron packaging architecture is a major concern when the keep-out zone (KOZ) and corresponding integration density of interconnect systems and transistor devices are considered. In this study, a finite element analysis (FEA)-based submodeling approach is demon...
Autores principales: | Huang, Pei-Chen, Lee, Chang-Chun |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2021
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8472814/ https://www.ncbi.nlm.nih.gov/pubmed/34576449 http://dx.doi.org/10.3390/ma14185226 |
Ejemplares similares
-
Effect of Pulse Current and Pre-annealing on Thermal Extrusion of Cu in Through-Silicon via (TSV)
por: Kim, Youjung, et al.
Publicado: (2020) -
Missing data and prediction: the pattern submodel
por: Fletcher Mercaldo, Sarah, et al.
Publicado: (2018) -
Investigations of the electrochemical performance and filling effects of additives on electroplating process of TSV
por: Wu, Houya, et al.
Publicado: (2020) -
Selection of TSV process
por: Re, V.
Publicado: (2016) -
Impact of Iterative Deuterium Annealing in Long-Channel MOSFET Performance
por: Wang, Dong-Hyun, et al.
Publicado: (2022)