Cargando…
Optimization of Gate-All-Around Device to Achieve High Performance and Low Power with Low Substrate Leakage
In this study on multi-nanosheet field-effect transistor (mNS-FET)—one of the gate-all-around FETs (GAAFET) in the 3 nm technology node dimension—3D TCAD (technology computer-aided design) was used to attain optimally reduced substrate leakage from options including a punch-through-stopper (PTS) dop...
Autores principales: | Yoo, Changhyun, Chang, Jeesoo, Park, Sugil, Kim, Hyungyeong, Jeon, Jongwook |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8876958/ https://www.ncbi.nlm.nih.gov/pubmed/35214921 http://dx.doi.org/10.3390/nano12040591 |
Ejemplares similares
-
Hyper-FET’s Phase-Transition-Materials Design Guidelines for Ultra-Low Power Applications at 3 nm Technology Node
por: Jung, Hanggyo, et al.
Publicado: (2022) -
A Novel Germanium-Around-Source Gate-All-Around Tunnelling Field-Effect Transistor for Low-Power Applications
por: Han, Ke, et al.
Publicado: (2020) -
Low-Consumption Synaptic Devices Based on Gate-All-Around InAs Nanowire Field-Effect Transistors
por: Zha, Chaofei, et al.
Publicado: (2022) -
Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology
por: Noh, Changwoo, et al.
Publicado: (2022) -
Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device
por: Yang, Jingwen, et al.
Publicado: (2023)