Cargando…
N-Type Nanosheet FETs without Ground Plane Region for Process Simplification
This paper proposes a simplified fabrication processing for nanosheet Field-Effect Transistors (FETs) part of beyond-3-nm node technology. Formation of the ground plane (GP) region can be replaced by an epitaxial grown doped ultra-thin (DUT) layer on the starting wafer prior to Si(x)/SiGe(1−x) stack...
Autores principales: | Lee, Khwang-Sun, Park, Jun-Young |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC8954768/ https://www.ncbi.nlm.nih.gov/pubmed/35334724 http://dx.doi.org/10.3390/mi13030432 |
Ejemplares similares
-
Vacuum Inner Spacer to Improve Annealing Effect during Electro-Thermal Annealing of Nanosheet FETs
por: Wang, Dong-Hyun, et al.
Publicado: (2022) -
Landscape Simplification Constrains Adult Size in a Native Ground-Nesting Bee
por: Renauld, Miles, et al.
Publicado: (2016) -
On-State Current Degradation Owing to Displacement Defect by Terrestrial Cosmic Rays in Nanosheet FET
por: Ha, Jonghyeon, et al.
Publicado: (2022) -
Investigation on Recrystallization Channel for Vertical C-Shaped-Channel Nanosheet FETs by Laser Annealing
por: Chen, Zhuo, et al.
Publicado: (2023) -
Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications
por: Chu, Chun-Lin, et al.
Publicado: (2023)