Cargando…
Impact of Stacking-Up and Scaling-Down Bit Cells in 3D NAND on Their Threshold Voltages
Over the past few decades, NAND flash memory has advanced with exponentially-increasing bit growth. As bit cells in 3D NAND flash memory are stacked up and scaled down together, some potential challenges should be investigated. In order to reasonably predict those challenges, a TCAD (technology comp...
Autores principales: | Lee, Dongwoo, Shin, Changhwan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9322117/ https://www.ncbi.nlm.nih.gov/pubmed/35888955 http://dx.doi.org/10.3390/mi13071139 |
Ejemplares similares
-
Effect of Noncircular Channel on Distribution of Threshold Voltage in 3D NAND Flash Memory
por: Go, Donghyun, et al.
Publicado: (2023) -
Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash
por: Yang, Tao, et al.
Publicado: (2023) -
Dielectric Engineering to Suppress Cell-to-Cell Programming Voltage Interference in 3D NAND Flash Memory
por: Jung, Woo-Jin, et al.
Publicado: (2021) -
Adaptive Bitline Voltage Countermeasure for Neighbor Wordline Interference in 3D NAND Flash Memory-Based Sensors
por: Fan, Hanshui, et al.
Publicado: (2023) -
Random Telegraph Noise in 3D NAND Flash Memories
por: Spinelli, Alessandro S., et al.
Publicado: (2021)