Cargando…

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components

A slope analog-to-digital converter (ADC) amenable to be fully implemented on a digital field programmable gate array (FPGA) without requiring any external active or passive components is proposed in this paper. The amplitude information, encoded in the transition times of a standard LVDS differenti...

Descripción completa

Detalles Bibliográficos
Autores principales:	Zhang, Mengdi, Zhao, Ye, Chen, Yong, Crovetti, Paolo, Wang, Yanji, Ning, Xinshun, Qiao, Shushan
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2022
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9371103/ https://www.ncbi.nlm.nih.gov/pubmed/35957409 http://dx.doi.org/10.3390/s22155852

Ejemplares similares

Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852
por: Zhang, Mengdi, et al.
Publicado: (2022)

A 40 MHz 11-Bit ENOB Delta Sigma ADC for Communication and Acquisition Systems
por: Fakhoury, Hussein, et al.
Publicado: (2022)

A Multi-Dimensional Calibration Based on Genetic Algorithm in a 12-Bit 750 MS/s Pipelined ADC
por: Jia, Hanbo, et al.
Publicado: (2023)

A Digitally Calibrated 12 bits 25 MS/s Pipelined ADC with a 3 input multiplexer for CALICE Integrated Readout
por: Rarbi, F, et al.
Publicado: (2009)

The 8 bits 100 MS/s Pipeline ADC for the INNOTEP Project – TWEPP-09
por: Crampon, S, et al.
Publicado: (2009)

FPGA to high speed ADC data streaming
por: Gottardo, Marco
Publicado: (2018)

Studies of internal resolution for 12 bit and 10 bit ADCs in the Tilecal readout electronics
por: Holmgren, S O, et al.
Publicado: (1998)

A 12-Bit High-Speed Column-Parallel Two-Step Single-Slope Analog-to-Digital Converter (ADC) for CMOS Image Sensors
por: Lyu, Tao, et al.
Publicado: (2014)

A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013)

A 10-bit 40MS/s Pipelined ADC in a 0.13μm CMOS Process
por: França-Santos, Hugo
Publicado: (2009)

Tests of RCA, 8 bits, flash ADC CA 3308
por: Raoul, J C
Publicado: (1982)

LAr LTDB ADC’s calibration
por: Estevam De Paula, Rodrigo
Publicado: (2021)

A 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout
por: Zeloufi, M
Publicado: (2016)

A 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout
por: Zeloufi, Mohamed, et al.
Publicado: (2015)

A 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LArg calorimeter readout
por: Zeloufi, Mohamed, et al.
Publicado: (2015)

Design and measurements of 10 bit pipeline ADC for the Luminosity Detector at ILC
por: Idzik, Marek, et al.
Publicado: (2009)

Cooperative DF Protocol for MIMO Systems Using One-Bit ADCs
por: Kim, Tae-Kyoung
Publicado: (2022)

Improved Likelihood Probability in MIMO Systems Using One-Bit ADCs
por: Kim, Tae-Kyoung
Publicado: (2023)

A CMOS low power, quad channel, 12 bit, 40MS/s pipelined ADC for applications in particle physics calorimetry
por: Minderico, G, et al.
Publicado: (2003)

A Low-Power 12-Bit 20 MS/s Asynchronously Controlled SAR ADC for WAVE ITS Sensor Based Applications
por: Shehzad, Khuram, et al.
Publicado: (2021)

Minimization of the Long Term Noises of the 24-Bit ADC for the Precision Laser Inclinometer
por: Azaryan, N, et al.
Publicado: (2021)

A low power and low signal 4 bit 50MS/s double sampling pipelined ADC for monolithie active pixel sensors
por: Dahoumane, M, et al.
Publicado: (2007)

FPGA-based Bit-Error-Rate Tester for SEU-hardened Optical Links
por: Detraz, S, et al.
Publicado: (2009)

Histogram-Based Calibration Method for Pipeline ADCs
por: Son, Hyeonuk, et al.
Publicado: (2015)

A 32-channel 12-bits 65nm Wilkinson ADC for CMS Central Tracker
por: Vergine, Tommaso, et al.
Publicado: (2014)

A Design of 10-Bit Asynchronous SAR ADC with an On-Chip Bandgap Reference Voltage Generator
por: Verma, Deeksha, et al.
Publicado: (2022)

A 100 KS/s 8–10-Bit Resolution-Reconfigurable SAR ADC for Biosensor Applications †
por: Hu, Yunfeng, et al.
Publicado: (2022)

A Radiation-Hard Dual Channel 4-bit Pipeline for a 12-bit 40 MS/s ADC Prototype with extended Dynamic Range for the ATLAS Liquid Argon Calorimeter Readout Electronics Upgrade at the CERN LHC
por: Kuppambatti, Jayanth, et al.
Publicado: (2013)

Two-Step Single Slope/SAR ADC with Error Correction for CMOS Image Sensor
por: Tang, Fang, et al.
Publicado: (2014)

A radiation-hard dual-channel 12-bit 40 MS/s ADC prototype for the ATLAS liquid argon calorimeter readout electronics upgrade at the CERN LHC
por: Kuppambatti, Jayanth, et al.
Publicado: (2017)

A 7.6-nW 1-kS/s 10-Bit SAR ADC for Biomedical Applications
por: Hu, Yunfeng, et al.
Publicado: (2022)

Critical evaluation of the role of external calibration strategies for IM-MS
por: Feuerstein, Max L., et al.
Publicado: (2022)

A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation
por: Sui, Xuefu, et al.
Publicado: (2022)

Study of FPGA and GPU based pixel calibration for ATLAS IBL
por: Dopke, J, et al.
Publicado: (2010)

A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix
por: Zhang, Min, et al.
Publicado: (2017)

Development of variable sampling rate, low power 10-bit SAR ADC in 130 nm IBM technology
por: Moron, J, et al.
Publicado: (2015)

A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment.
por: Firlej, M, et al.
Publicado: (2014)

A low-power 10 bit ADC in a 025 mum CMOS: Design considerations and test results
por: Rivetti, A, et al.
Publicado: (2000)

A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment
por: Magazzù, G, et al.
Publicado: (2001)

A 12-Bit 2 GS/s Single-Channel High Linearity Pipelined ADC in 40 nm CMOS
por: Wu, Feitong, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_7ofle2ljqbjvjh50pi3ac3jd4i