Cargando…
3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary’s influence
In this paper, a capacitorless one-transistor dynamic random access memory (1 T-DRAM) based on a polycrystalline silicon (poly-Si) metal-oxide-semiconductor field-effect transistor with the asymmetric dual-gate (ADG) structure is designed and analyzed through a technology computer-aided design (TCAD...
Autores principales: | Lee, Sang Ho, Park, Jin, Min, So Ra, Kim, Geon Uk, Jang, Jaewon, Bae, Jin-Hyuk, Lee, Sin-Hyung, Kang, In Man |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
Nature Publishing Group UK
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9402569/ https://www.ncbi.nlm.nih.gov/pubmed/36002621 http://dx.doi.org/10.1038/s41598-022-18682-y |
Ejemplares similares
-
Design of a Capacitorless DRAM Based on a Polycrystalline-Silicon Dual-Gate MOSFET with a Fin-Shaped Structure
por: An, Hee Dae, et al.
Publicado: (2022) -
Simulation of Capacitorless DRAM Based on the Polycrystalline Silicon Nanotube Structure with Multiple Grain Boundaries
por: Park, Jin, et al.
Publicado: (2023) -
A Novel Capacitorless 1T DRAM with Embedded Oxide Layer
por: Zhao, Dongxue, et al.
Publicado: (2022) -
The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET
por: Li, Wei, et al.
Publicado: (2017) -
Gateless and Capacitorless Germanium Biristor with a Vertical Pillar Structure
por: Bae, Hagyoul, et al.
Publicado: (2021)