Cargando…
Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology
In this work, we propose a vertical gate-all-around device architecture (GAA-FinFET) with the aim of simultaneously improving device performance as well as addressing the short channel effect (SCE). The GAA-FinFET was built using the technology computer-aided design (TCAD) simulation tool, and then,...
Autores principales: | Noh, Changwoo, Han, Changwoo, Won, Sang Min, Shin, Changhwan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9502989/ https://www.ncbi.nlm.nih.gov/pubmed/36144174 http://dx.doi.org/10.3390/mi13091551 |
Ejemplares similares
-
Gate-Stack Engineering to Improve the Performance of 28 nm Low-Power High-K/Metal-Gate Device
por: Park, Jeewon, et al.
Publicado: (2021) -
On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
por: Wong, Hei, et al.
Publicado: (2022) -
Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices
por: Zhang, Qingzhu, et al.
Publicado: (2021) -
Variance Reduction during the Fabrication of Sub-20
nm Si Cylindrical Nanopillars for Vertical Gate-All-Around Metal-Oxide-Semiconductor
Field-Effect Transistors
por: Ye, Shujun, et al.
Publicado: (2019) -
Optimization of Gate-All-Around Device to Achieve High Performance and Low Power with Low Substrate Leakage
por: Yoo, Changhyun, et al.
Publicado: (2022)