Cargando…

Design of a Capacitorless DRAM Based on a Polycrystalline-Silicon Dual-Gate MOSFET with a Fin-Shaped Structure

In this study, a capacitorless one-transistor dynamic random-access memory (1T-DRAM) cell based on a polycrystalline silicon dual-gate metal-oxide-semiconductor field-effect transistor with a fin-shaped structure was optimized and analyzed using technology computer-aided design simulation. The propo...

Descripción completa

Detalles Bibliográficos
Autores principales:	An, Hee Dae, Lee, Sang Ho, Park, Jin, Min, So Ra, Kim, Geon Uk, Yoon, Young Jun, Seo, Jae Hwa, Cho, Min Su, Jang, Jaewon, Bae, Jin-Hyuk, Lee, Sin-Hyung, Kang, In Man
Formato:	Online Artículo Texto
Lenguaje:	English
Publicado:	MDPI 2022
Materias:	Article
Acceso en línea:	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9565816/ https://www.ncbi.nlm.nih.gov/pubmed/36234653 http://dx.doi.org/10.3390/nano12193526

Ejemplares similares

3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary’s influence
por: Lee, Sang Ho, et al.
Publicado: (2022)

Simulation of Capacitorless DRAM Based on the Polycrystalline Silicon Nanotube Structure with Multiple Grain Boundaries
por: Park, Jin, et al.
Publicado: (2023)

The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET
por: Li, Wei, et al.
Publicado: (2017)

A Novel Capacitorless 1T DRAM with Embedded Oxide Layer
por: Zhao, Dongxue, et al.
Publicado: (2022)

Analysis for DC and RF Characteristics Recessed-Gate GaN MOSFET Using Stacked TiO(2)/Si(3)N(4) Dual-Layer Insulator
por: Min, So-Ra, et al.
Publicado: (2022)

Gateless and Capacitorless Germanium Biristor with a Vertical Pillar Structure
por: Bae, Hagyoul, et al.
Publicado: (2021)

SiC Fin-Shaped Gate Trench MOSFET with Integrated Schottky Diode
por: Deng, Xiaochuan, et al.
Publicado: (2021)

Study of a hysteresis window of FinFET and fully-depleted silicon-on-insulator (FDSOI) MOSFET with ferroelectric capacitor
por: Yoon, Chankeun, et al.
Publicado: (2020)

Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
por: Gu, Jie, et al.
Publicado: (2021)

A Highly Responsive Silicon Nanowire/Amplifier MOSFET Hybrid Biosensor
por: Lee, Jieun, et al.
Publicado: (2015)

An Output-Capacitorless Low-Dropout Regulator with Slew-Rate Enhancement
por: Ni, Shenglan, et al.
Publicado: (2022)

Aspect Ratio Model for Radiation-Tolerant Dummy Gate-Assisted n-MOSFET Layout
por: Lee, Min Su, et al.
Publicado: (2014)

High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
por: Chen, Szu-Hung, et al.
Publicado: (2012)

Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
por: Han, Seong-Joo, et al.
Publicado: (2021)

Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM
por: Kim, Hyeonjeong, et al.
Publicado: (2020)

Morning Drams
Publicado: (1882)

kb_DRAM: annotation and metabolic profiling of genomes with DRAM in KBase
por: Shaffer, Michael, et al.
Publicado: (2023)

High frequency MOSFET gate drivers: technologies and applications
por: Zhang, Zhiliang, et al.
Publicado: (2017)

Author Correction: Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
por: Han, Seong‑Joo, et al.
Publicado: (2021)

Vertical GaN Power MOSFET with Integrated Fin-Shaped Diode for Reverse Conduction
por: Sun, Tao, et al.
Publicado: (2022)

Polycrystalline Silicon ISFETs on Glass Substrate
por: Yan, Feng, et al.
Publicado: (2005)

Transparent polycrystalline cubic silicon nitride
por: Nishiyama, Norimasa, et al.
Publicado: (2017)

The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor
por: Li, Wei, et al.
Publicado: (2018)

Control of the Alumina Microstructure to Reduce Gate Leaks in Diamond MOSFETs
por: Gutiérrez, Marina, et al.
Publicado: (2018)

Radiation Response of Negative Gate Biased SiC MOSFETs
por: Takeyama, Akinori, et al.
Publicado: (2019)

In-DRAM Cache Management for Low Latency and Low Power 3D-Stacked DRAMs
por: Shin, Ho Hyun, et al.
Publicado: (2019)

Heterogeneous CMOS Integration of InGaAs-OI nMOSFETs and Ge pMOSFETs Based on Dual-Gate Oxide Technique
por: Tang, Xiaoyu, et al.
Publicado: (2022)

Performance of arsenene and antimonene double-gate MOSFETs from first principles
por: Pizzi, Giovanni, et al.
Publicado: (2016)

Improved Dielectrically Modulated Quad Gate Schottky Barrier MOSFET Biosensor
por: Esakki, Papanasam, et al.
Publicado: (2023)

Single Event Effect Testing of Commercial Silicon Power MOSFETs
por: Papadopoulou, Athina
Publicado: (2020)

Investigation into the Effect of Varied Functional Biointerfaces on Silicon Nanowire MOSFETs
por: Lin, Shu-Ping, et al.
Publicado: (2012)

DRAM‐4 and DRAM‐5 are compensatory regulators of autophagy and cell survival in nutrient‐deprived conditions
por: Barthet, Valentin J. A., et al.
Publicado: (2022)

Modeling of Statistical Variation Effects on DRAM Sense Amplifier Offset Voltage
por: Koo, Kyung Min, et al.
Publicado: (2021)

The Dram-Grain Plan of Writing Prescriptions
por: Merrick, C. H.
Publicado: (1888)

Phosphorylated AKT inhibits the apoptosis induced by DRAM-mediated mitophagy in hepatocellular carcinoma by preventing the translocation of DRAM to mitochondria
por: Liu, K, et al.
Publicado: (2014)

MOSFETs : properties, preparations and performance /
Publicado: (2008)

Forward and Reverse Operation of Enclosed-Gate MOSFETs and Sensitivity to High Total Ionizing Dose
por: Nikolaou, Aristeidis, et al.
Publicado: (2019)

3D Numerical Simulation of a Z Gate Layout MOSFET for Radiation Tolerance
por: Wang, Ying, et al.
Publicado: (2018)

150–200 V Split-Gate Trench Power MOSFETs with Multiple Epitaxial Layers
por: Chien, Feng-Tso, et al.
Publicado: (2020)

Gate Length Variation Effect on Performance of Gate-First Self-Aligned In(0.53)Ga(0.47)As MOSFET
por: Mohd Razip Wee, Mohd F., et al.
Publicado: (2013)

Cannot write session to /tmp/vufind_sessions/sess_04c8ofn83nqav6a49lvpa9rb82