Cargando…
An Analysis of Noise in Multi-Bit ΣΔ Modulators with Low-Frequency Input Signals
Digital and smart sensors are commonly implemented using multi-bit [Formula: see text] Modulators. Undesired signals can be present at the ADC input, such as low-frequency signals with medium or high amplitude, as a consequence of mechanical artifacts in the MEMS and/or temporary signal overload. Si...
Autores principales: | Vera, Pablo, Wiesbauer, Andreas, Paton, Susana |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2022
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9572562/ https://www.ncbi.nlm.nih.gov/pubmed/36236556 http://dx.doi.org/10.3390/s22197458 |
Ejemplares similares
-
Design of an ultra low power third order continuous time current mode ΣΔ modulator for WLAN applications
por: Behzadi, Kobra, et al.
Publicado: (2014) -
A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction †
por: Lee, Sang-Hun, et al.
Publicado: (2022) -
A second-order ΣΔ ADC using sputtered IGZO TFTs
por: Correia, Ana Paula Pinto, et al.
Publicado: (2016) -
Design and implementation of sigma delta modulators (ΣΔm) for class D audio amplifiers using differential pairs
por: Pereira, Nuno, et al.
Publicado: (2015) -
Continuous-Time ΣΔ ADC with Implicit Variable Gain Amplifier for CMOS Image Sensor
por: Tang, Fang, et al.
Publicado: (2014)