Cargando…
Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash
The bit density is generally increased by stacking more layers in 3D NAND Flash. Lowering dopant activation of select transistors results from complex integrated processes. To improve channel dopant activation, the test structure of vertical channel transistors was used to investigate the influence...
Autores principales: | Yang, Tao, Xia, Zhiliang, Fan, Dongyu, Zhao, Dongxue, Xie, Wei, Yang, Yuancheng, Liu, Lei, Zhou, Wenxi, Huo, Zongliang |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC9861129/ https://www.ncbi.nlm.nih.gov/pubmed/36677291 http://dx.doi.org/10.3390/mi14010230 |
Ejemplares similares
-
NAND flash memory technologies
por: Aritome, Seiichi
Publicado: (2016) -
Novel Program Scheme of Vertical NAND Flash Memory for Reduction of Z-Interference
por: Yi, Su-in, et al.
Publicado: (2021) -
Investigation of Erase Cycling Induced Joint Dummy Cell Disturbance in Dual-Deck 3D NAND Flash Memory
por: You, Kaikai, et al.
Publicado: (2023) -
A Novel Capacitorless 1T DRAM with Embedded Oxide Layer
por: Zhao, Dongxue, et al.
Publicado: (2022) -
Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash
por: Yang, Tao, et al.
Publicado: (2023)